

An Efficient and Enhanced ETI Encoder for low Power Transitions

¹. SAI CHARITHA AVUTAPALLI, ². SK.ASHRAF ALI

¹. M.Tech Scholar, DECS, NRI Institute of Technology

². Assistant professor, Dept of ECE, NRI Institute of Technology

ABSTRACT: Here, in this project; embedded transition inversion (ETI) is proposed to reduce bit transitions in Serializing parallel buses. Implies power can be reduced further. This project proposes an embedded transition inversion (ETI) coding scheme that uses the phase difference between the clock and data in the transmitted serial data to tackle the problem of the extra indication bit. The technique is implemented in an optimized fashion using pipelining so that it can be used in practical systems with only a slight compromise in performance. This is achieved by calculating the decision as the data is being loaded on to the buffer and doing the encoding on the fly. This is one aspect which is lacking in most existing algorithms as they are not amenable to low delay implementation.

Keywords: ETI, TIC, Phase encoding, Tackle, B2I, Buffer, Serialized buffer, pipelining, and optimization.

INTRODUCTION: Low power design, in a system perspective, happens at all levels of the digital electronic system stack. It is being done from the lowermost device level design to the topmost software design. And there are the intermediate levels where a lot of effort is being expended to make systems run at low power, keeping the compromise in performance to be minimum. The increasing density of the integrated circuits as postulated by Moore's law makes it even more important to have low power systems since the power supply for such a dense integrated circuit may not keep track in size with the miniaturization of the electronic components. Hence research is being made at all levels of a system stack. A system can consist of multiple components. They can be broadly classified and a communication framework designed work.

BUS SCHEMES: There are four types of bus schemes, including parallel (P), serial (S), encoding followed by serial (ES), and serial followed by encoding (SE) as shown in Fig1. Their average AFs are AFP,av, AFS,av, AFES,av, and AFSE,av , respectively. The bit stream in this paper refers to the transmitted data in each wire of the input parallel bus. The AF analysis results of serializing two bit streams into a single output




Fig1: Four types of bus schemes: P,S,ES and SE.

EXSITING TECHNIQUE TO DESIGN BUS:

(TIC) technique to reduce switching activity for random data and to detect errors. Their technique counts the transitions in the data word, and inverts the transition states if the number of transitions in a data word is more than half of the word length. The scheme sets the current bit in the serial stream to be the same as the previous encoded bit when there is a transition. Otherwise, it is set to the inversion of the previous encoded bit. A transition indication bit is added in every data word. This extra bit not only increases the number of transmitted bits, but also increases the transitions and latency. A serial link on-chip bus architecture is proposed to lower interconnect power [16]. Serialization reduces the number of wires and leads to a larger interconnect width and spacing. A large interconnect spacing reduces the coupling capacitance, while the wider interconnects reduce the resistivity. A significant improvement in the interconnect energy dissipation is achieved by applying different coding schemes and their proposed multiplexing techniques. However, the power reduction decreases when the degree of multiplexing increases. The embedded transition inversion (ETI) coding scheme to solve the issue of the extra indication bit [17]. This scheme eliminates the need of sending an extra bit by embedding the inversion information in the phase difference between the clock and the encoded data. When there is an inversion in the data word, a phase difference is generated between the clock and data. Otherwise, the data word remains unchanged and there is no phase difference between the clock and the data. This ETI coding scheme reduces transition by 31% compared with the SE scheme. The improvement of transition reduction is 19% compared with that of the TIC.

PROPOSED TECHNIQUE:

word exceeds the threshold N_{th} , the bits in the data word should be encoded. Otherwise, the data word remains the same. When an encoding is needed in a data word, this method checks every two-bit in the data word. Every two bit in the serial stream is combined as a base to be encoded. In this case, the $b_{11}b_{21}$ is a base and the $b_{31}b_{41}$ is another base. The 2-bit in a base is denoted as b_1b_2 and the encoded output is denoted as $b_{e1}b_{e2}$. When the N_t in a data word is less than N_{th} , b_1b_2 remains unchanged. Otherwise, we perform the inversion coding and the phase coding. For the inversion coding, the bit streams "01" and "10" are mapped to "00" and "11," respectively. The bit streams "00" and "11" are mapped to "01" and "10," respectively. For the phase coding, we embed the inversion information in the phase difference between the clock and the encoded data.

The inversion encoding operation can be expressed as

$$b_{e1} = b_1$$

$$b_{e2} = \begin{cases} b_2, & \text{with } N_t < N_{th} \\ !b_2, & \text{with } N_t \geq N_{th}. \end{cases}$$

Since this operation is on a two-bit basis and only the second bit is inverted, it is called bit-two inversion (B2INV).




Fig.2: Dout “1000” obtained from (a) Din “1000” without encoding, (b) from Din “1101” with encoding. Dout “0001” obtained from (c) Din “0001” without encoding, and (d) Din “0100” with encoding.

2) **Phase Coding:** The ETI coding uses the phase difference between the data and the clock to encode the indication information. The ETIpre has the same data word as the TIC, except that it removes the extra bit bex. Removing the bex leaves eight sets of data words that are exactly the same. For example, there are two “1000” data words after the ETIpre coding. Within every data word duration, the phase difference between the data and the clock distinguishes these two data words, as Fig.2 illustrates. Same Dout “1000” in If Din “1000” and “1101” without and with inversion. A half clock cycle difference between Dout and CK is shown in Fig.2(b), indicating that Din has been encoded. The Dout and CK are aligned in Fig.2(a), indicating that Din has not changed. Dout “0001” is the same in Fig.2(c) and 2(d) from Din “0001” and “0100” without and with inversion. This approach is able to identify whether Dout has been encoded or not as long as there is a half cycle delay between the Dout and CK. Although the phase difference




Fig 3: Overall architecture of the ETI scheme.

ETI Decoder:

The ETI encoder generates the phase difference between the clock and the data word. Normally, a PD identifies an early or delayed phase. A variety of PDs could detect the phase difference. This paper adopts the commonly used Alexander PD [18]. The Alexander PD architecture is shown in Fig. 4(a), which uses three consecutive clock edges to generate four sampling signals (S0, S1, S2, and S3). The PD is controlled by the clock CK and input data Din. When the clock CK and input data Din are valid, the PD is activated to identify




Fig.4 (a): Alexander PD




Fig .4(b): clock and phase difference for determining the coding state. The phase relation between the clock and the data. The PD can determine whether a data transition exists from the condition that the clock

leads or lags the data. The basic wave form is as shown in above Fig. 4(b) to judge the un-inverted, inverted, no transition, or the special data word. If the clock leads the data(early conditions), the signal $S1 \oplus S2$ is high and the $S2 \oplus S3$ is low. Conversely, if the clock lags the data (late conditions), the signal $S1 \oplus S2$ is low and $S2 \oplus S3$ is high. Thus, $S1 \oplus S2$ and $S2 \oplus S3$ could provide the clock and data relation are related.

$S1 \oplus S2$	$S2 \oplus S3$	Clock	Coding state
High	Low	Early	Has not been encoded
Low	Low	No transition	
Low	High	Late	Has been encoded
High	High	Special case	

Table I: Meaning of Different Phases

MODIFICATION FROM PROPOSED TECHNIQUE: General DFF are used to store the given data. Besides storing, DFFs produces inversion




Fig 5: D-FF architecture

of stored data. In this above concept data need to be inverted, if transition are high. Instead of using

another inverter. DFF architecture used in this project:

RESULT:

EXISTING:




Fig 6(a): Result for Existing Technique

PROPOSED:




Fig 6(b): Result for proposed technique

SYNTHESIS:

PARAMETER	EXISTING	PROPOSED
POWER	879 mw	647 mw
TIME	4 ns	2.9 ns

Table II: Comparison between existing and proposed schemes

CONCLUSION:

The ETI scheme reduces the extra bit used in the TIC scheme and reduces the crosstalk, energy dissipation. ETI scheme uses the phase difference between the data and clock to indicate the bit inversion. In this project, the proposed ETI scheme reduces the area and power compared with the existing ETI scheme. This enhanced technique is more useful in multipurpose applications due to the reason that it has low latency, power consumption factors.

REFERENCES:

- [1]. Abinesh R., Bharghava R., Suresh Purini, Govindarajulu Regeti, "Transition Inversion based Low Power data coding scheme for Buffered Data Transfer", Accepted for publication in special issue of Journal of Low Power Electronics, October 2010.
- [2] Abinesh R., Bharghava R., Suresh Purini, Govindarajulu Regeti, "Transition Inversion based Low Power data coding scheme for Buffered Data Transfer", 23rd International Conference on VLSI Design, January 2010
- [3] Joint Winner of Intel Research Challenge (also known as Intel Scholar Program) 2008-2009
<http://www.intel.com/cd/corporate/education/APAC/ENG/in/news/news43/419015.htm>
- [4] Abinesh R., Bharghava R., M.B. Srinivas, "Transition Inversion Based Low Power Data Coding Scheme for Synchronous Serial Communication", isvlsi, pp.103-108, 2009 IEEE Computer Society Annual Symposium on VLSI, 2009
- [5]. The New York Times Technology section April 1, 2008. Light and Cheap, Netbooks Are Poised to Reshape PC Industry.
- [6]. <http://lesswatts.org/> Intel sponsored community project for software based low power development.
- [7]. <http://www.intel.com/consumer/products/style/netbook.htm> Netbook vs. Laptop and Entry Level Desktops.
- [8]. Netbook design considerations by Texas Instruments. <http://focus.ti.com/docs/solution/folders/print/581.html>
- [9]. Nano-cmos scaling problems and implications. Nano-CMOS Circuit and Physical Design, Ban P. Wong, Anurag Mittal, Yu Cao, and Greg Starr, John Wiley & Sons Inc.
- [10]. J. M. Rabaey. Digital Integrated Circuits. Prentice Hall, 1996.
- [11]. http://en.wikipedia.org/wiki/Advanced_Configuration_and_Power_Interface Open industry standard for power management
- [12]. Dhiman, G. and Rosing, T. S. 2007. Dynamic voltage frequency scaling for multitasking systems using online learning. In Proceedings of the 2007 international Symposium on Low Power Electronics and Design (Portland, OR, USA, August 27 - 29, 2007). ISLPED '07. ACM, New York, NY, 207-212.
- [13]. M. R. Stan, W. P. Burleson. Bus-Invert Coding for Low Power I/O, IEEE Transactions on Very Large Integration Systems, Vol. 3, No. 1, pp. 49-58, March 1995.
- [14]. L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano. Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-Based Systems, IEEE 7th Great Lakes Symposium on VLSI, Urbana, IL, pp. 77-82, Mar. 1997. 65
- [15]. E. Musoll, T. Lang, and J. Cortadella. Working-Zone Encoding for reducing the energy in microprocessor address buses. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, no. 4, Dec 1998

[16]. W. Fornaciari, M. Polentarutti, D.Sciuto, and C. Silvano, "Power Optimization of System-Level Address Buses Based on Software Profiling," CODES, pp. 29-33, 2000.

[17] P. Panda, N. Dutt, "Reducing Address Bus Transitions for Low Power Memory Mapping", European Design and Test Conference, pp. 63-67, March 1996.

[18] E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy", Proceedings of International Symposium on Low Power Electronics and Design, pp. 202-207, Monterey CA, August 1997.

[19] <http://www.green500.org/lists.php> Green 500 list

[20] Sushant Sharma, Chung-Hsing Hsu, and Wu-chun Feng, "Making a case for a green 500 list", 2nd IEEE IPDPS Workshop on High-Performance, Power-Aware Computing, April 2006

[21]. Martin, T. L., Siewiorek, D. P., Smailagic, A., Bosworth, M., Ettus, M., and Warren, J. 2003. A case study of a system-level approach to power-aware computing. ACM

