

A NEW THREE PHASE MULTILEVEL INVERTER WITH REDUCED NUMBER OF POWER ELECTRONIC COMPONENTS

1. JYOTHI N, 2. M.PRATHIBHA

1. PG Scholar, Dept o EEE, Kodada Institute of Technology & Science for Women, Kodada.

2. Guide, Dept of EEE, Kodada Institute of Technology & Science for Women, Kodada

ABSTRACT- In this paper, a new configuration of a three-phase nine-level multilevel voltage-source inverter is introduced along with fuzzy logic. A multilevel dc link using fixed dc voltage supply and cascaded half-bridge is connected in such a way that the proposed inverter outputs the required output voltage levels. Here we are using fuzzy logic controller instead of using other controllers. The fundamental frequency staircase modulation technique is easily used to generate the appropriate switching gate signals. For the purpose of increasing the number of voltage levels with fewer number of power electronic components, the structure of the proposed inverter is extended and different methods to determine the magnitudes of utilized dc voltage supplies are suggested. Moreover, the prototype of the suggested configuration is manufactured as the obtained simulation and hardware results ensured the feasibility of the configuration and the compatibility of the modulation technique is accurately noted.

Index terms – Bidirectional switch, fundamental frequency staircase modulation, multilevel inverter, Fuzzy logic.

I. INTRODUCTION

On the other hand, for the purpose of improving the performance of the conventional single- and three-phase inverters, different topologies employing different types of bidirectional switches have been suggested. Comparing to the unidirectional one, bidirectional switch is able to conduct the current and withstanding the voltage in both directions. Bidirectional switches with an appropriate control technique can improve the performance of multilevel inverters in terms of reducing the number of semiconductor components, minimizing the withstanding voltage and achieving the desired output voltage with higher levels. Based on this technical background, this paper suggests a novel topology for a three phase nine-level multilevel inverter.

Multilevel inverters consist of a group of switching devices and dc voltage supplies, the output of which produces voltages with stepped waveforms. Multilevel technology has started with the three-level converter followed by numerous multilevel converter topologies. Different topologies and wide variety of control methods have been developed in the recent

literature. The most common multilevel inverter configurations are neutral point clamped (NPC), the flying capacitor (FC), and the cascaded H-bridge (CHB). The deviating voltage of neutral-point voltage in NPC, the unbalanced voltage in the dc link of FC, and the large number of separated dc supplies in CHB are considered the main drawbacks of these topologies. Apart from these three main topologies, other topologies are introduced. Recently, asymmetrical and hybrid multistage topologies are becoming one of the most interested research area. In the asymmetrical configurations, the magnitudes of dc voltage supplies are unequal. These topologies reduce the cost and size of the inverter and improve the reliability since minimum number of power electronic components, capacitors, and dc supplies are used. The hybrid multistage converters consist of different multilevel configurations with unequal dc voltage supplies. With such converters, different modulation strategies and power electronic components technologies are needed.

The number of switching devices, insulated-gate driver circuits, and installation area and cost are significantly reduced. The magnitudes of the utilized dc voltage supplies have been selected in a way that brings the high number of voltage level with an effective application of a fundamental frequency staircase modulation technique. Extended structure for N -level is also presented and compared with the conventional well-known multilevel inverters. Simulation and hardware results are given and explained.

II. PROPOSED TOPOLOGY

Fig.1 shows the typical configuration of the proposed three-phase nine-level multilevel inverter. Three bidirectional switches (S1–S6, Da1–Dc2), two switches–two diodes type, are added to the conventional three-phase two-level bridge (Q1–Q6). The function of these bidirectional switches is to block the higher voltage and ease current flow to and from the midpoint (o). A multilevel dc link built by a single dc voltage supply with fixed magnitude of 4Vdc and CHB having four dc

voltage supplies of V_{dc} , V_{dc} and $2V_{dc}$, $2V_{dc}$ are connected to (+, -, o) bridge terminals.




Fig. 1. Circuit diagram of the proposed three-phase 9-level multilevel inverter

Based on the desired number of output voltage levels, a number of CHB cells are used. Since the proposed inverter is designed to achieve nine voltage levels, the power circuit of the CHB makes use of four series cells having two unequal dc voltage supplies. In each cell, the two switches are turned ON and OFF under inverted conditions to output different voltage levels.

The first cell dc voltage supply V_{dc} is added if switch T1 is turned ON leading to $V_{mg} = +V_{dc}$ where V_{mg} is the voltage at node (m) with respect to inverter ground (g) or bypassed if switch T2 is turned ON leading to $V_{mg} = 0$. Likewise, the second cell dc voltage supply $2V_{dc}$ is added when switch T3 is turned ON resulting in $V_{om} = +2V_{dc}$ where V_{om} is the voltage at midpoint (o) with respect to node (m) or bypassed when switch T4 is turned ON resulting in $V_{om} = 0$. The peak voltage rating of the switches of the conventional two level bridge (Q1–Q6) is $4V_{dc}$ whereas the bidirectional switches (S1–S6) have a peak voltage rating of $3V_{dc}$. In CHB cells, the peak voltage rating of second cell switches (T3 and T4) is $2V_{dc}$ while the peak voltage rating of T1 and T2 in the first cell is V_{dc} . By considering phase a, the operating status of the switches and the inverter line-to-ground voltage V_{ag} are given in Table I.

TABLE I:

Switching State S_a and Inverter Line-to-Ground Voltage

	Q1	S1	S2	Q2	T1	T2	T3	T4	V_{ag}
4	on	off	off	off	on	off	on	off	+4
3	off	on	on	off	on	off	on	off	+3
2	off	on	on	off	off	on	on	off	+
1	off	on	on	off	on	off	off	on	+

0 off off off On on off off on 0

It is easier to define the inverter line-to-ground voltages V_{ag} , V_{bg} , and V_{cg} in terms of switching states S_a , S_b , and S_c as

$$= - * \quad (1)$$

Where $N = 5$ is the maximum number of voltage levels. The balanced load voltages can be achieved if the proposed inverter operates on the switching states depicted in Table II. The inverter may have 24 different modes within a cycle of the output waveform. According to Table II, it can be noticed that the bidirectional switches operate in 18 modes. For each mode, there is no more than one bidirectional switch in on state.

As a result, the load current commutates over one switch and one diode (for instance: in (410), the load current I_b can flow in S3 and Db1 or S4 and Db2). Since some insulated gate bipolar transistors (IGBTs) share the same switching gate signals, the proposed configuration significantly contributed in reducing the utilized gate driver circuits and system complexity. The inverter line-to-line voltage waveforms V_{ab} , V_{bc} , and V_{ca} with corresponding switching gate signals are depicted in Fig. 2 where V_{ab} , V_{bc} , and V_{ca} are related to V_{ag} , V_{bg} , and V_{cg} by

$$\begin{matrix} 1 & -1 & 0 \\ = & 0 & 1 & -1 * \\ -1 & 0 & 1 \end{matrix} \quad (2)$$

The inverter line-to-neutral voltages V_{aN} , V_{bN} , and V_{cN} maybe expressed as

$$\begin{matrix} 2 & -1 & -1 \\ = & -1 & 2 & -1 * \\ -1 & -1 & 2 \end{matrix} \quad (3)$$

It is useful to recognize that the inverter voltages at terminals a, b, and c with respect to the midpoint (o) are given by

$$= - \quad (4)$$

Where V_{og} is the voltage at midpoint (o) with respect to ground (g). V_{og} routinely fluctuates among three different voltage values V_{dc} , $2V_{dc}$, and $3V_{dc}$ as follows: $+8V_{dc}/3$, $+7V_{dc}/3$, $+6V_{dc}/3$, $+5V_{dc}/3$, $+4V_{dc}/3$, $+2V_{dc}/3$, 0 , $-2V_{dc}/3$, $-4V_{dc}/3$, $-5V_{dc}/3$, $-6V_{dc}/3$, $-7V_{dc}/3$, and $-8V_{dc}/3$.

It is worth noting that all simulated waveforms are obtained at $t_1 = t_2 = \dots = t_{24} = 0.02/24$ s.

$$\begin{matrix} + & + & \leq 5 \\ = & 2 & , & + & + & = 6 \\ & 3 & , & + & + & \geq 7 \end{matrix} \quad (5)$$

The simulated voltage waveforms of V_{ag} , V_{og} , V_{ao} and V_{aN} based on (1)–(5) are shown in Fig. 3 where, for instance, 13sequent voltage steps are seen in V_{aN} waveform as follows:

TABLE II
SWITCHING STATES SEQUENCE OF THE PROPOSED
INVERTER WITHIN ONE CYCLE

Period T[s]	ON swit ches Leg a	ON swit ches Leg b	ON swit ches Leg c	ON swit ches Casca ded half- bridge			
400	t1	Q1	Q4	Q6	T1, T4	4	0 0
410	t2	Q1	S3, S4	Q6	T1, T4	4	0
420	t3	Q1	S3, S4	Q6	T2, T3	4	2 0
430	t4	Q1	S3, S4	Q6	T1, T3	4	3 0
440	t5	Q1	Q3	Q6	T1, T3	4	4 0
340	t6	S1,S 2	Q3	Q6	T1, T3	3	4 0
240	t7	S1,S 2	Q3	Q6	T2, T3	2	4 0
140	t8	S1,S 2	Q3	Q6	T1, T4	0	4 0
040	t9	Q2	Q3	Q6	T1, T4	0	4 0
041	t10	Q2	Q3	S5, S6	T1, T4	0	4 0
042	t11	Q2	Q3	S5, S6	T2, T3	0	4
043	t12	Q2	Q3	S5, S6	T1, T3	0	4 2
044	t13	Q2	Q3	Q5	T1, T3	0	4 3
034	t14	Q2	S3, S4	Q5	T1, T3	0	3 4
024	t15	Q2	S3, S4	Q5	T2, T3	0	2 4
014	t16	Q2	S3, S4	Q5	T1, T4	0	0 4
004	t17	Q2	Q4	Q5	T1, T4	0	0 4
104	t18	S1,S 2	Q4	Q5	T1, T4	0	0 4
204	t19	S1,S 2	Q4	Q5	T2, T3	2	0 4
304	t20	S1,S 2	Q4	Q5	T1, T3	3	0 4
404	t21	Q1	Q4	Q5	T1, T3	4	0 4
403	t22	Q1	Q4	S5, S6	T1, T3	4	0 3
402	t23	Q1	Q4	S5, S6	T2, T3	4	0 2
401	t24	Q1	Q4	S5, S6	T1, T4	4	0

In order to plot the space vector diagram of the proposed inverter in a stationary $d-q$ reference frame, the following equations can be used to derive d and q voltage components for all inverter vectors:

$$= \frac{1}{\sqrt{3}} (2 - -) \quad (6)$$

$$= \frac{1}{\sqrt{3}} (-) \quad (7)$$

$$V = - \quad (8)$$

For all switching states presented in Table II, Fig. 4 shows the space vector diagram for the proposed topology.




Fig.2.Switching states vectors of the proposed inverter in $d-q$ reference frame.

SWITCHING ALGORITHM

The staircase modulation can be simply implemented for the proposed inverter. Staircase modulation with selective harmonics the most common modulation technique used to control the fundamental output voltage as well as to eliminate the undesirable harmonic components from the output waveforms. An iterative method such as the Newton–Raphson method is normally used to find the solutions to $(N-1)$ nonlinear transcendental equations. The difficult calculations and the need of high performance controller for the real application are the main disadvantages of such method.

$$\cos()$$

$$= \frac{1}{\sqrt{3}} * \cos(-) + - * \frac{1}{1} \quad (9)$$

$$\cos(+)$$

Where ωt is the electrical angle. Or

$$\cos()$$

$$= \frac{1}{\sqrt{3}} * \cos(-) + - * \cos(+)$$

$$1 - \cos(3) * \frac{1}{1} \quad (10)$$

fundamental voltage without causing over modulation. As a result, M_a can reach to 1.15 and S_a , S_b , and S_c can be simply determined by integrating the reference line-to-ground voltages as

$$= \frac{V_{ag}}{V_d} \quad (11)$$

Comparison of the proposed modulation method with the staircase modulation with the selective harmonic method shows that the proposed modulation features less time and needs simple calculations. The inverter's operating switching states S_a , S_b , and S_c and corresponding switching gate signals based on the proposed modulation method are shown in Fig. 5. It is clear TABLE III SWITCHING STATE S_{a1} AND INVERTER LINE-TO-GROUND VOLTAGE

AT $M_a < 0.9$ (LEG a)

S_a	Q1	S1	S2	Q2	T1	T2	T3	T4	V_{ag}
1	On	Off	Off	Off	Off	On	On	Off	$+4V_d$
2	On	Off	Off	Off	Off	On	On	Off	$+2V_d$
1	Off	On	On	Off	Off	On	On	Off	$+2V_d$
0	off	off	off	on	Off	On	On	Off	0

that the switching gate signals are generated within 24 different modes starting from (044) to (034). Since the proposed inverter has been designed to achieve nine voltage levels, the modulation index must be within range $0.9 \leq M_a \leq 1.15$. For modulation index $M_a < 0.9$, only two dc voltage supplies $4V_{dc}$ and $2V_{dc}$ are utilized and the behaviour of the proposed inverter becomes similar to the three-level multilevel inverter. Using (9)–(11) and substituting $N = 3$, the inverter's operating switching states S_a , S_b , and S_c at $M_a < 0.9$ can be defined. The operation principle of the proposed inverter at $M_a < 0.9$ is illustrated in Table III. Fig. 6(a) and (b) shows the inverter line-to-line voltage waveforms at nine different modulation indices including the over modulation operation $M_a = 0.8, 0.9, 1.05, 1.15$, and 1.3.

IV. EXTENDED STRUCTURE

It is noticeable that there is possibility to reach an output voltage with higher number of steps in the proposed multilevel inverter by extending the CHB circuit. Such extending can be done by adding more half-bridge cells connected in series as shown in Fig. 7(a) and (b). In order to achieve the desired number of voltage levels, three methods can be followed to determine the magnitudes of utilized dc voltage supplies.

1) All cells have an equal dc supply in magnitude.

$$= (1) = (1 +) \quad (13)$$

Where n is the number of utilized cells. The maximum number of voltage steps is related to the number of utilized cells by

$$N = n + 2 \quad (14)$$

The number of operation modes that makes the switching states sequence achieves the required output voltage waveform

$$M = 6(N-1) \quad (15)$$

2) The magnitude of dc voltage supply used in each and every cell in a particular inverter is obtained as follows:

$$= (16)$$

$$= 2 \quad (17)$$

$$= (18)$$

$$= (-1) = 1 + \frac{1}{2} \quad (19)$$

$$N = 2 + \frac{1}{2} \quad (20)$$

$$M = 6(N-1) \quad (21)$$

3) By making a binary (power of 2) relationship between the dc supplies of the CHB structure as follows:

$$= 2^{(n)} \quad (22)$$

$$= 2^{(n)} \quad (23)$$




Fig.3. Circuit diagram of the proposed three-phase N-level multilevel inverter

$$= 2^{(n)} \quad (24)$$

$$= (-1) = 1 + 2 = (2) \quad (25)$$

$$N = 1 + 2 \quad (26)$$

Table IV illustrates some characteristics of the proposed methods.

TABLE IV
COMPARISON OF THE MAXIMUM NUMBER OF
VOLTAGE LEVELS WITH THE REQUIRED VALUE
OF DC VOLTAGE SUPPLIES AMONG THE
PROPOSED METHODS

Number of cells	1 st Method		2 nd Method		3 rd Method	
	N	M	M		N	M
2	4	1	3	5	24	4
3	5	2	4	8	42	7
4	6	3	5	11	66	11
5	7	4	6	16	96	16
6	8	5	7	22	132	22
7	9	6	8	30	180	30
8	10	7	9	40	240	40
9	11	8	10	52	312	52
10	12	9	11	66	396	66
11	13	10	12	82	495	82
12	14	11	13	100	600	100
13	15	12	14	120	720	120
14	16	13	15	142	854	142
15	17	14	16	166	1000	166
16	18	15	17	192	1160	192
17	19	16	18	220	1340	220
18	20	17	19	250	1540	250
19	21	18	20	282	1760	282
20	22	19	21	316	2000	316
21	23	20	22	352	2260	352
22	24	21	23	390	2540	390
23	25	22	24	430	2840	430
24	26	23	25	472	3160	472
25	27	24	26	516	3500	516
26	28	25	27	562	3860	562
27	29	26	28	610	4240	610
28	30	27	29	660	4640	660
29	31	28	30	712	5060	712
30	32	29	31	766	5500	766
31	33	30	32	822	5960	822
32	34	31	33	880	6440	880
33	35	32	34	940	6940	940
34	36	33	35	1002	7460	1002
35	37	34	36	1066	8000	1066
36	38	35	37	1132	8560	1132
37	39	36	38	1200	9140	1200
38	40	37	39	1270	9740	1270
39	41	38	40	1342	10360	1342
40	42	39	41	1416	11000	1416
41	43	40	42	1492	11660	1492
42	44	41	43	1570	12340	1570
43	45	42	44	1650	13040	1650
44	46	43	45	1732	13760	1732
45	47	44	46	1816	14500	1816
46	48	45	47	1902	15260	1902
47	49	46	48	1990	16040	1990
48	50	47	49	2080	16840	2080
49	51	48	50	2172	17660	2172
50	52	49	51	2266	18500	2266
51	53	50	52	2362	19360	2362
52	54	51	53	2460	20240	2460
53	55	52	54	2560	21140	2560
54	56	53	55	2662	22060	2662
55	57	54	56	2766	23000	2766
56	58	55	57	2872	23960	2872
57	59	56	58	2980	24940	2980
58	60	57	59	3090	25940	3090
59	61	58	60	3202	26960	3202
60	62	59	61	3316	28000	3316
61	63	60	62	3432	29060	3432
62	64	61	63	3550	30140	3550
63	65	62	64	3670	31240	3670
64	66	63	65	3792	32360	3792
65	67	64	66	3916	33500	3916
66	68	65	67	4042	34660	4042
67	69	66	68	4170	35840	4170
68	70	67	69	4300	37040	4300
69	71	68	70	4432	38260	4432
70	72	69	71	4566	39500	4566
71	73	70	72	4702	40760	4702
72	74	71	73	4840	42040	4840
73	75	72	74	4980	43340	4980
74	76	73	75	5122	44660	5122
75	77	74	76	5266	46000	5266
76	78	75	77	5412	47360	5412
77	79	76	78	5560	48740	5560
78	80	77	79	5710	50140	5710
79	81	78	80	5862	51560	5862
80	82	79	81	6016	53000	6016
81	83	80	82	6172	54460	6172
82	84	81	83	6330	55940	6330
83	85	82	84	6490	57440	6490
84	86	83	85	6652	58960	6652
85	87	84	86	6816	60500	6816
86	88	85	87	6982	62060	6982
87	89	86	88	7150	63640	7150
88	90	87	89	7320	65240	7320
89	91	88	90	7492	66860	7492
90	92	89	91	7666	68500	7666
91	93	90	92	7842	70160	7842
92	94	91	93	8020	71840	8020
93	95	92	94	8200	73540	8200
94	96	93	95	8382	75260	8382
95	97	94	96	8566	77000	8566
96	98	95	97	8752	78760	8752
97	99	96	98	8940	80540	8940
98	100	97	99	9130	82340	9130
99	101	98	100	9322	84160	9322
100	102	99	101	9516	86000	9516
101	103	100	102	9712	87860	9712
102	104	101	103	9910	89740	9910
103	105	102	104	10110	91640	10110
104	106	103	105	10312	93560	10312
105	107	104	106	10516	95500	10516
106	108	105	107	10722	97460	10722
107	109	106	108	10930	99440	10930
108	110	107	109	11140	101440	11140
109	111	108	110	11352	103460	11352
110	112	109	111	11566	105500	11566
111	113	110	112	11782	107560	11782
112	114	111	113	12000	109640	12000
113	115	112	114	12220	111740	12220
114	116	113	115	12442	113860	12442
115	117	114	116	12666	116000	12666
116	118	115	117	12892	118160	12892
117	119	116	118	13120	120340	13120
118	120	117	119	13350	122540	13350
119	121	118	120	13582	124760	13582
120	122	119	121	13816	127000	13816
121	123	120	122	14052	129260	14052
122	124	121	123	14290	131540	14290
123	125	122	124	14530	133840	14530
124	126	123	125	14772	136160	14772
125	127	124	126	15016	138500	15016
126	128	125	127	15262	140860	15262
127	129	126	128	15510	143240	15510
128	130	127	129	15760	145640	15760
129	131	128	130	16012	148060	16012
130	132	129	131	16266	150500	16266
131	133	130	132	16522	152960	16522
132	134	131	133	16780	155440	16780
133	135	132	134	17040	157940	17040
134	136	133	135	17302	160460	17302
135	137	134	136	17566	163000	17566
136	138	135	137	17832	165560	17832
137	139	136	138	18100	168140	18100
138	140	137	139	18370	170740	18370
139	141	138	140	18642	173360	18642
140	142	139	141	18916	176000	18916
141	143	140	142	19192	178660	19192
142	144	141	143	19470	181340	19470
143	145	142	144	19750	184040	19750
144	146	143	145	20032	186760	20032
145	147	144	146	20316	189500	20316
146	148	145	147	20602	192260	20602
147	149	146	148	20890	195040	20890
148	150	147	149	21180	197840	21180
149	151	148	150	21472	200660	21472
150	152	149	151	21766	203500	21766
151	153	150	152	22062	206360	22062
152	154	151	153	22360	209240	22360
153	155	152	154	22660	212140	22660
154	156	153	155	22962	215060	22962
155	157	154	156	23266	218000	23266
156	158	155	157	23572	220960	23572
157	159	156	158	23880	223940	23880
158	160	157	159	24190	226940	24190
159	161	158	160	24502	229960	24502
160	162	159	161	24816	233000	24816
161	163	160	162	25132	236060	25132
162	164	161	163	25450	239140	25450
163	165	162	164	25770	242240	25770
164	166	163	165	26092	245360	26092
165	167	164	166	26416	248500	26416
166	168	165	167	26742	251660	26742
167	169	166	168	27070	254840	27070
168	170	167	169	27400	258040	27400
169	171	168	170	27732	261260	27732
170	172	169	171	28066	264500	28066
171	173	170	172	28402	267760	28402
172	174	171	173	28740	271040	28740
173	175	172	174	29080	274340	29080
174	176	173	175	29422	277660	29422
175	177	174	176	29766	281000	29766
176	178	175	177	30112	284360	30112
177	179	176	178	30460	287740	30460
178	180	177	179	30810	291140	30810
179	181	178	180	31162	294560	31162
180	182	179	181	31516	298000	31516
181	183	180	182	31872	301460	31872
182	184	181	183	32230	304940	32230
183	185	182	184	32590	308440	32590
184	186	183	185	32952	311960	32952
185	187	184	186	33316	315500	33316
186	188	185	187	33682	319060	33682
187	189	186	188	34050	322640	34050
188	190	187	189</			




Fig. 5. NPC, FC, CHB, and proposed inverter: line-to-line voltage THD% versus M_a .

Moreover, the proposed inverter has been tested under different modulation indices ($M_a = 0.9, 1$, and 1.15). THD% of the output voltage can be calculated by

$$THD\% = \frac{\sum_{k=2}^{\infty} V_k}{V_1} \times 100\% \quad (41)$$

where V_1 and V_k are the fundamental component and harmonic order, respectively. NPC, FC, and CHB multilevel inverters have been tested under the same operating conditions. The goal of this test is to compare the proposed inverter with the existing inverters in terms of THD%. Fig. 10 depicts THD% of the line-to-line voltage for all inverters within specific range of modulation indices [0.9–1.15]. It can be seen that the THD% of all inverter is slightly different. The measured values of THD% for the proposed inverter are within a range of 8.4–13.25%. As a result, the proposed inverter essentially adds the attractive aspects of the traditional two-level inverter such as less power components, simple working principle, and minimum conduction power loss to the main advantages of the multilevel inverter such as low THD% and high output voltage quality.

IV. FUZZY LOGIC CONTROLLER

In FLC, basic control action is determined by a set of linguistic rules. These rules are determined by the system. Since the numerical variables are converted into linguistic variables, mathematical modeling of the system is not required in FC. The FLC comprises of three parts: fuzzification, inference engine and defuzzification. The FC is characterized as i. seven fuzzy sets for each input and output. ii. Triangular membership functions for simplicity. iii. Fuzzification using continuous universe of discourse. iv. Implication using Mamdani's, 'min' operator. v. Defuzzification using the height method.




Fig.(6) Fuzzy logic controller

Fuzzification: Membership function values are assigned to the linguistic variables, using seven fuzzy subsets: NB (Negative Big), NM (Negative Medium), NS (Negative Small), ZE (Zero), PS (Positive Small), PM (Positive Medium), and PB (Positive Big). The partition of fuzzy subsets and the shape of membership $CE(k)$ $E(k)$ function adapt the shape up to appropriate system. The value of input error and change in error are normalized by an input scaling factor

Table I Fuzzy Rules

Change in error	NB	NM	NS	Z	PS	PM	PB
NB	PB	PB	PB	PM	PM	PS	Z
NM	PB	PB	PM	PM	PS	Z	Z
NS	PB	PM	PS	PS	Z	NM	NB
Z	PB	PM	PS	Z	NS	NM	NB
PS	PM	PS	Z	NS	NM	NB	NB
PM	PS	Z	NS	NM	NM	NB	NB
PB	Z	NS	NM	NM	NB	NB	NB

In this system the input scaling factor has been designed such that input values are between -1 and +1. The triangular shape of the membership function of this arrangement presumes that for any particular $E(k)$ input there is only one dominant fuzzy subset. The input error for the FLC is given as

$$E(k) = \frac{(\quad)(\quad)}{(\quad)(\quad)} \quad (14)$$

$$CE(k) = E(k) - E(k-1) \quad (15)$$



Fig.(7) Membership functions

Inference Method: Several composition methods such as Max-Min and Max-Dot have been proposed in the literature. In this paper Min method is used. The output membership function of each rule is given by the

minimum operator and maximum operator. Table 1 shows rule base of the FLC.

Defuzzification: As a plant usually requires a non-fuzzy value of control, a defuzzification stage is needed. To compute the output of the FLC, „height“ method is used and the FLC output modifies the control output. Further, the output of FLC controls the switch in the inverter. In UPQC, the active power, reactive power, terminal voltage of the line and capacitor voltage are required to be maintained. In order to control these parameters, they are sensed and compared with the reference values. To achieve this, the membership functions of FC are: error, change in error and output.

The set of FC rules are derived from

$$u = -[\alpha E + (1-\alpha) \cdot C]$$

Where α is self-adjustable factor which can regulate the whole operation. E is the error of the system, C is the change in error and u is the control variable. A large value of error E indicates that given system is not in the balanced state. If the system is unbalanced, the controller should enlarge its control variables to balance the system as early as possible. set of FC rules is made using Fig.(7) is given in Table 1.

V. MATLAB CIRCUIT MODEL

MATLAB/Simulink model of the proposed inverter shown in Fig. 1 has been developed to study the conduction and switching power losses. The proposed inverter is designed to deliver output power of $P_{out} = 1.9$ kW. To simplify the losses calculation, a curve-fitting tool of MATLAB is used to approximate these curves by exponential equations [35].




Fig.8. MATLAB Circuit diagram of the proposed three-phase 9-level multilevel inverter

VI. SIMULATION RESULTS




Fig.9. Simulated waveforms of Vab, Vbc, and Vca with corresponding switching gate signals for the proposed inverter at fundamental frequency $f = 50$ Hz.




Fig. 10. Simulated waveforms of Vag, Vog, Vao and VaN for the proposed inverter $f = 50$ Hz.




Fig. 11. Inverter's operating switching states Sa, Sb, and Sc with corresponding switching gate signals based on the proposed modulation method.




Fig.12. Simulated waveforms of V_{ab} at different modulation indices for the proposed inverter: (a) $M_a = 0.9, 1.05$, and 1.15 and (b) $M_a = 0.8$ and 1.3

VII. CONCLUSION

A new topology of the three-phase nine-level multilevel by using fuzzy logic controller. The proposed topology results in reduction of installation area and cost. The fundamental frequency staircase modulation technique was comfortably employed and showed high flexibility and simplicity in control. Moreover, the proposed configuration was extended to N -level with different methods. Inverter was introduced. The suggested configuration was obtained from reduced number of power electronic components. The obtained simulation and hardware results met the desired output. Hence, subsequent work in the future may include an extension to higher level with other suggested methods. For purpose of minimizing THD%, a selective harmonic elimination pulse width modulation technique can be also implemented.

REFERENCES

- [1] J. Rodriguez *et al.*, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [2] L. G. Franquelo *et al.*, "The age of multilevel converters arrives," *IEEE Ind. Electron. Mag.*, vol. 2, no. 2, pp. 28–39, Jun. 2008.
- [3] I. Colaket *et al.*, "Review of multilevel voltage source inverter topologies and control schemes," *Energy Convers. Manage.*, vol. 52, pp. 1114–1128, 2011.
- [4] J. Rodriguez *et al.*, "Multilevel converters: An enabling technology for high-power applications," *Proc. IEEE*, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.
- [5] J. Rodriguez *et al.*, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- [6] S. Gui-Jia, "Multilevel DC-link inverter," *IEEE Trans. Ind. Appl.*, vol. 41, no. 3, pp. 848–854, May/Jun. 2005.
- [7] P. Fang Zheng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–618, Mar./Apr. 2001.
- [8] J. A. Ferreira, "The multilevel modular DC converter," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4460–4465, Oct. 2013.
- [9] K. Ilveset *et al.*, "A new modulation method for the modular multilevel converter allowing fundamental switching frequency," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3482–3494, Aug. 2012.
- [10] W. Yong and W. Fei, "Novel three-phase three-level-stacked neutral point clamped grid-tied solar inverter with a split phase controller," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2856–2866, Jun. 2013.